Maker builds nibble-oriented CPU in Verilog for FPGA calculator

A solo developer created a minimal CPU architecture operating on 4-bit units (nibbles) to power a scientific calculator on FPGA hardware. The project demonstrates how constraint-driven design—building around nibble alignment rather than full bytes—can simplify both the CPU and calculator logic, offering a practical reference for anyone interested in hardware design fundamentals.